Abstract: In order to develop large-scale nonlinear dynamical systems using CMOS integrated circuits, we propose a core circuit for coupled map lattice (CML) models. The characteristics of the core circuits in the lattice on a chip are not generally equal, which is caused by CMOS device mismatches, including parasitic capacitance and wiring resistance. The proposed circuit solves this problem; it compensates for a DC offset voltage variation by holding it at a capacitor, and also for current variation by adjusting the bias voltage of a current source automatically so as to bring the current close to a target value. The proposed core circuit has been designed and fabricated using TSMC 0.25 μm CMOS technology. The measurement results using the fabricated circuit have shown that the bit precision is more than 8 bits, even if there is a DC offset voltage of 100 mV or a bias-voltage change of 100 mV in a switched current source.
Introduction
Some coupled nonlinear dynamical models, known as coupled map lattice (CML) models, have been proposed [1] [2] [3] [4] [5] . The threshold coupled map [6] is a simple example of these models, but shows various spatiotemporal patterns. Although these models are generally evaluated by numerical simulation, there are few examples of CMOS circuit implementation. Therefore, our final goal is to design a CMOS circuit for CML.
We have already proposed a voltage-and a current-waveform-sampling-mode (VWSM and CWSM) circuit that can achieve arbitrary analog nonlinear dynamics in the time domain using pulse width/ phase modulation (PWM/PPM) signals [7, 8] . However, the characteristics of core circuits in the lattice on a chip are not generally equal, due to CMOS device mismatches, including parasitic capacitance and wiring resistance. The VWSM circuit is robust to such device mismatches, while the CWSM circuit easily achieves weighted summation. These advantages are important for developing a large-scale coupled array circuit.
In this paper, we propose a CMOS core circuit that can implement a threshold coupled map model, and experimentally show that the circuit achieves accurate analog nonlinear transformation even if a DC voltage offset and current variation exist.
This paper is organized as follows. In Section 2, we explain a threshold coupled map model, and in Section 3, the principle of the VWSM circuit and the SCS. Operation of the proposed circuit is explained in Section 4. We show measurement results of a fabricated circuit in Section 5, and conclude this paper in Section 6.
Nonlinear dynamical model with threshold coupled map
A threshold coupled map model with a one-dimensional unidirectional coupling is shown in Fig. 1(a) [6] . This model performs the following nonlinear transformation:
where x i (n) is the state variable on lattice site i at time step n, and f (·) is a nonlinear transformation function such as a logistic or circle map [9] . If x i (n) > x th , the excess δ i (n) (= x i (n) − x th ) is transported to the neighboring lattice sites as follows:
It is noted that n increases only when x is mapped. This model has several updating schemes [10, 11] , and for each of them, we can obtain various spatiotemporal patterns. We can extend the model to a two-dimensional (2-D) lattice with four-nearest-neighbor couplings as shown in Fig. 1(b) . When the coupling is mutual, excess δ are transported as follows:
where (i, j) is the site index in the 2-D lattice, g is a coupling weight, and δ sum is the summation of δ from the neighboring sites.
Circuit principles

Voltage waveform sampling for nonlinear transformation
Figure 2(a) shows the principle of VWSM nonlinear transformation using PWM signals. This sampling mode can achieve the dynamics shown in Eq. (1). State-variable voltage V in (n) (∝ x(n)) at time step n is transformed into a PWM signal with a pulse width T in (n) (∝ V in (n)). This transformation can be achieved by comparing V in (n) with ramped reference voltage V rmp (t), as shown in Fig. 2(a) . Nonlinear voltage waveform V non (t) is sampled with this PWM signal, which is given by
where V c is the voltage that is sampled to capacitor C. Arbitrary discrete-time analog nonlinear dynamics can be achieved by considering V c as V in (n + 1) at the next time step (n + 1). 
Switched current source (SCS) for pulse-voltage conversion and integration/summation
where V B is the gate voltage of p-type MOSFETs acting as current sources, I r (·), is the voltagecurrent conversion function of the rth p-type MOSFET, and V 0 is the initial voltage of capacitor C. It is noted that each p-type MOSFET biased by V B operates at the saturation region in order to supply a constant current. As shown in Eq. (5), a simple configuration connecting SCSs to a capacitor achieves summation. Therefore, SCSs can be used to realize summation about δ shown in Eq. (3). Connection weight g can be varied by changing V B or C.
Variation issues
A CMOS circuit for CML with the architecture shown in Fig. 1 (b) can be constructed using a VWSM nonlinear transformation circuit and SCSs. VWSM circuits in all core circuits can share a single nonlinear voltage waveform V non as shown in Fig. 3 . However, the characteristics of a core circuit are not generally equal to those of the other core circuits. In the VWSM, voltage difference V os between the base-voltage of V rmp (t) and that of V non (t) creates a DC voltage offset, and V os is converted into an offset pulse width when a state-variable voltage is converted into a PWM signal. The DC offset voltage V os is caused by the voltage shift variation of analog buffers, wiring resistance, etc., as shown in Fig. 3 .
Regarding the SCSs shown in Eq. (5), function I r (·) and capacitance C are varied by threshold voltage variation of MOSFETs and parasitic capacitance, respectively. Therefore, g shown in Eq. (3) also has variation. 
Proposed circuit
Our proposed core circuit is shown in Fig. 4 . This circuit includes source-follower analog buffers SF non , SF rmp , SF x , and SF iniA , a comparator CMP robust to V os variation, a capacitor C x that is used in voltage sampling with PWM signals, an SCS, and a current/capacitance-variation compensation (CCC) circuit. The circuit achieves nonlinear transformation robust to V os variation generated from the analog buffers SF non , SF rmp , SF x , and wiring resistance. The CCC circuit adjusts the gate voltage of M δ in SCS, V cc , so that CMP can output a PWM signal with target pulse width T tgt when S δ is turned on during time span T δ . The PWM signal with pulse width T tgt is given as signal S cc . Figure 5 shows a timing diagram of control signals and voltages for nonlinear transformation in the proposed core circuit. In the nonlinear transformation operation, S iniA is kept at "ON" in order to fix the voltage at node P δ to V iniA . We define V rmp bt and V non bt as base voltages of V rmp and V non at the output stages of analog buffers SF rmp and SF x . Here, in the initial condition, we define V x0 as the output voltage of SF x , which is an initial state-variable voltage.
Operation of nonlinear transformation circuit robust to device variations
1) When S set and S x are turned on, nodes P st and P cmp are set at V x0 and the threshold voltage of the first-stage inverter in CMP, V inv th , respectively.
2) After S set is turned off, and S non is turned on, then node P st is varied from V x0 to V non bt . At the same time, node P cmp is varied from V inv th to ( Figure 6 shows a timing diagram of control signals and node voltages for CCC operation. The gate voltage of M δ , V cc , shown in Fig. 4 is adjusted in order to minimize the difference of the pulse width between the target pulse width T tgt and T inv δ , which is defined as the time width of the PWM signal output from node S inv corresponding to voltage V δ . Here, V δ is the voltage difference at node P δ shifted by charging up C δ during T δ , which is the pulse width of the PWM signal S δ . Waveform V non (t) is fixed at base voltage V non bt during the current compensation operation, and the initial voltage of V cc is set at V iniB . Voltage V cc is adjusted by transistor M cc acting as a current source, and its current value is determined by V cmp . The current compensation operation is as follows:
Operation of CCC
1) S set , S non , S x , and S iniA are turned on in order to initialize nodes P cmp , P x , P st , and P δ , respectively.
2) After S iniA and S non are turned off, S δ is turned on during pulse width T δ . Nodes P δ , P x , and P st are shifted up by V δ .
3) After S set is again turned off, S non is turned on. Node P cmp is shifted down by V δ .
4)
After S x is turned off, S iniA is again turned on. Then, V rmp (t) is increased linearly. Comparator CMP generates an inverted PWM signal during time width T inv δ corresponding to V δ . Capacitor C cc is charged up by feed back PWM signal S fb with pulse width (T inv δ − T tgt ).
5) Steps 1) to 4) are repeated until (T inv δ − T tgt ) is minimized.
Here, since the circuit shown in Fig. 4 only has a current source for charging up V cc , the initial voltage of V cc , V iniB , must be set sufficiently low.
LSI circuit design
We designed and fabricated a CMOS circuit using TSMC 0.25 μm (1-Poly, 5-Metal) CMOS technology. The layout result and a microphotograph are shown in Figs. 7 (a) and (b), respectively; the specifications of the fabricated core circuit are shown in Table I . The capacitance values were designed 
Measurement and evaluation results
Definition of bit precision
We define the following bit precision for input-output characteristics of the comparator and nonlinear transformation characteristics: (
where T max is the maximum value of T out , and σ fit is the standard deviation obtained from a fitting function. The fitting function is obtained from a return-map made from time-series data using a least squares method. The bit precision of the CCC circuit was defined using standard deviation σ cc of time average T out 8.85 ± 0.14 8.89 ± 0.17 8.93 ± 0.12 and the difference Δ tgt between T tgt and T out as follows:
In this paper, we set T max to 2,630 ns.
Input-output characteristics of proposed comparator
We measured the input-output characteristics of the proposed comparator. We define V non bt0 and V rmp bt0 as the base voltages of V non and V rmp before SF non and SF rmp , respectively. We set V rmp (t) = 0.414 × 10 Figure 8 shows the input-output characteristics of the comparator when V os was varied. They were almost the same in all cases, and were fitted by a linear equation: T out = kV non + a. The fitting results are shown in Table II . The difference between a when V os = 0.0 V and a when V os = 0.1 V was 2.7 ns, which corresponds to V os variation of 1.0 mV, if we assume that T out = 2, 630 ns when the amplitude of V non is 1 V. The bit precisions shown in Table II are more than 9 bits in all cases. 
Nonlinear transformation
We used the same waveform of V rmp (t) as in the previous subsection, where V rmp bt0 was fixed to 0.6 V, and V non (t) = 1.385 × 10 6 t(1 − 0.38 × 10 6 t) + V non bt0 [V] . We measured time-series data of T out when V non bt0 was 1.6, 1.65, and 1.7 V, which meant that V os =0.0, 0.05, 0.1 V, respectively. Figure 9 shows the voltage waveforms of V rmp , V non , V x , and S out during nonlinear transformation. Figure 10 shows return-maps when V os was changed; they are almost identical in all cases. We fitted 10 return maps to T out (n + 1) = q c T out (n) 2 + k c T out (n) + a c , and calculated the bit precision. Table III shows the averages of q c , k c , a c , and bit precision; coefficients q c , k c , and a c were almost the same in all cases. The maximum change in a c was 2 ns, and the bit precision was more than 8.8 bits in all cases. 
CCC circuit
We used the same waveform of V rmp (t) and the same values of V rmp bt0 and V iniA , as in the previous subsection, and V non = V non bt0 = 1. Figure 11 shows voltage waveforms of V x at node P x , S cc , and S out during the compensation operation. Charged up voltage value V δ,m at time step m is represented by V x , and it decreased as V δ,1 , V δ,2 , and V δ, 3 . Time series of T out are shown in Fig. 12. Figures 12 (a), (b) , and (c) show the changes in T out when V iniB , V cmp , and T tgt were changed, respectively. Output pulse width T out converged on T tgt in all cases. These results show that the CCC circuit compensates the V-I conversion characteristic variation of M δ , and that we can set connection weight g arbitrarily using the CCC circuit. Here, it should be noted that T tgt is smaller than T δ .
We calculated the average of T out , T out , its bit precision, and the difference Δ tgt between T out and T tgt . The averages T out are calculated within the range 40 ≤ m ≤ 59. The calculation results are shown in Tables IV, V, and VI. The bit precisions were more than 8 bits in all cases.
Conclusions
We proposed a core circuit to implement a coupled map lattice (CML) circuit using CMOS technology. The core circuit includes a new comparator robust to DC offset voltage variation and a circuit for current and capacitance variation compensation. The bit precision evaluated using the fabricated circuit was more than 8 bits, even with a DC offset voltage of 100 mV and a change of 100 mV in the bias voltage of the current source for weight summation. The circuit for current and capacitance variation compensation achieves variation-compensation and connection-weight-setting operations simultaneously. A large-scale hardware CML system robust to device mismatches in a CMOS LSI can be constructed by arranging the proposed core circuit.
